

Optimize the Speed and Power of A/D converter using Multistage pipelining Architecture

Tarun Badiwal, Arpan Shah, Ramesh Bharti

Abstract— In this project, I optimized the power and speed of analog to Digital converter using pipe lining Power dissipation has emerged the most critical design constraint in morden VLSI system while traditionally more critical for battery-operated applications, power dissipation has become a universally important design metric due to growing power density in today's VLSI as well as the limited cooling and power delivery capacity of the package .this thesis present a multilevel design optimization of a pipelined analog to digital converter

Index Terms— Analog to Digital converter ,Pipelining, VHDL, Xilinx.

I. INTRODUCTION

An A/D converter does the inverse function of a D/A converter. It converts an analog signal in to its equivalent n-bit binary coded digital output signal .The analog input is sampled at a frequency much higher than the maximum frequency component of the input signal. The output from an A/D converter can be in serial or parallel from

II. EDA TOOL

A. OBJECTIVES OF THE TOOL:-

1. To calculate The delay of Analog to digital converter
2. To get Test bench wave form .
3. We will use Xilinx and Power estimator to calculate the speed and power

B. TYPES OF ANALYSIS THAT CAN BE PERFORMED:-

Three basic types of analysis are:

1. Speed(ns)
2. Power(Mw)
3. Area on Device (%)

III. RESULTS:

A. Analog To Digital converter without Pipeline

I am taking the Analog to Digital converter in which Input is the sine wave .The volgte level of Sine wave is the 15Volt.

The Delay is calculated by using Xilinx , The calculated Delay of Analog to Digital Converter is 17.516ns The main Aim to Reduce that Delay . This Delay is reduced by Pipeline method in Analog to Digital converter.

The RTL of Analog to Digital converter is Simulated by Xilinx so The RTL of Analog to Digital converter is given in following Fig.




Fig 3.1: RTL Diagram of Analog to Digital converter

In this RTL Digram , there is input which is in Analog form and that Analog signals are converted in Digital form

The test bench of Analog to Digital converter is given below




Fig 3.2 : Test bench of Analog to Digital converter

Manuscript received June 20, 2014.

Tarun Badiwal, M-tech scholar, Jagan Nath University, Jaipur
Arpan Shah, Asst. Professor, Jagan Nath University, Jaipur
Ramesh Bharti, Asst. Professor, Jagan Nath University, Jaipur

Simulation wave form of Analog to Digital converter




Fig3.3: Simulation of Analog to Digital converter

Power Calculation In Analog to Digital Converter

The power is calculated by using X Power Estimator which is provided by Xilinx ISE, This looks like Excel sheet. Before Calculating the Power, We have to Create the Adc_8bit_map.mrp file by clicking the option "Generate programming file" option on the Xilinx window. After calculation the Power by Xilinx Power Estimator(XPE)_11.1




Fig 3.4 Xilinx Power Estimator window(XPE)_11.1

The power consumed by Power Calculation In Analog to Digital Converter 57 milli volt, which is reduced by using pipe line Method.




Fig 3.5: Power Function Graph

This is the Power Function Graph, which is Created by X Power Estimator window(XPE)_11.1 also.

B. Analog To Digital converter with Pipeline

A pipeline is a set of data processing elements connected in series, so that the output of one element is the input of the next one. The pipeline created by dividing a complex operation into simpler operations. We can also say that instead of taking a bulk thing and processing it at once, we break it into smaller pieces and process it one after another.

In previous Result in simple ADC, The speed was 17.516ns that was too high. But the speed is The most important parameter for Any Analog to Digital converter. So We have to reduced Delay And increased the speed of Analog to Digital converter

From The Synthesis Report, the Total Delay of Analog to Digital converter is About 6.216ns. This achieve by Using Pipeline.




Fig 3.6: Xilinx Window of Pipe line Analog to Digital converter

RTL Logic Diagram of Pipe line ADC

The RTL of Analog to Digital converter is Simulated by Xilinx Fig

In this RTL Diagram, there is input which is in Analog form and that Analog signals are converted in Digital form. The main difference between RTL of ADC and Pipeline ADC is Clock Plus.




Fig3.7: RTL Diagram of Pipe line Analog to Digital converter

Power Calculation In Pipe lined Analog to Digital Converter:-

The power is calculated by using X Power Estimator which is provided by Xilinx ISE, This looks like Excel sheet. Before Calculating the Power, We have to Create the Adc_8bit_map.mrp file by clicking the option "Generate programming file" option on the Xilinx window




Fig 3.8: Power Calculation In Pipe line Analog to Digital Converter

After calculation the Power by X Power Estimator(XPE)_11.1, The power consumed by Power Calculation In Analog to Digital Converter **54 mili volt**, which is less than Analog to Digital converter Without pipe line

C. Conclusion and Future Scope

The Aim is to increased the speed and optimization of Power dissipation in A to D converter because the A to D converter is the important part in any digital circuit .To increase the Power and speed We have increased signal to noise ratio.

	Speed (ns)	POWER (Mw)	AREA on Device (%)
Analog to Digital Converter	17.516 ns	58 (Mw)	0.46
Pipe line Analog to Digital Converter	6.216 ns	54(Mw)	0.31

Table 3.1: The comparison of Speed(ns) and Power(Mw) And Area between ADC and Pipe line ADC

As we know that Power minimization play important role in any Digital system and Analog to Digital converter can be apply in Real time application so it can be more beneficial in many application. so Finally I Reduced the delay of ADC(which was **17.516 ns** before using Pipe line) to the **6.216 ns**. With the Reduction of Delay I reduced the Power from **58 mw** to the **54 mw** using Pipe line method.

D. Results in Graph Form

a) Comparison of Speed




Fig 3.9: The comparison of Speed between ADC and Pipeline ADC

b) Comparison of Power




Fig 3.10: The comparison of Power(Mw) between ADC and Pipeline ADC

c) Comparison of Speed and Power




Fig : 3.11 The comparison of Speed and Power(Mw) between Analog to Digital converter and Pipe line ADC

This is comparison of Speed and Power(Mw) between Analog to Digital converter which is Representing by Graph and it's the final Result of Thesis.

REFERENCE

- [1]Kaviani, T. H. Lee, and B. T. Khuri-Yakub, "Capacitive micro machined ultrasonic transducers: Next-generation arrays for acoustic imaging?," IEEE Trans. Ultrasonic., Ferroelect., Freq. Contr., vol. 49, pp. 1596–1610, Nov. 2002
- [2]B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.
- [3]U. Eichler, U. Knochel, S. Altmann, W. Hartong, and J. Hartung, "Co-simulation of Matlab/Simulink with AMS designer in system-on chip design," EUROSIM Simulation News Europe, vol. 16, pp. 57{63, 2006.
- [4] K. S. Kundert, The Designer's Guide to Verilog-AMS. Boston, MA: Kluwer Academic Publishers, 2004.
- [5]Analog Devices, "16-Bit, 80-MSPS/100-MSPS A/D converter AD9446,"[<http://www.analog.com/>], 2005.
- [6][B. Murmann and B. E. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification," IEEE Journal of Solid-State Circuits, vol. 38, pp. 2040{2050, 2003.
- [7]VLADIMIRESCU, A., NEWTON, A.R., and PEDERSON, D.O.: 'SPICE version 2G.0, user's guide', University of California, Berkeley, Sept. 1980.
- [8]Gianna De Rubertis, Dept. of Chem. Eng. & Appl. Chem., Univ. of Toronto, Ont., Canada
Davies, S.W. NanoBioscience, IEEE Transactions on Dec. 2003
- [9]A.P. Malvino, Electronic Principles (2nd Ed. 1979. ISBN 0-07-039867-4)
- [10]Jacob Millman, Microelectronics: Digital and Analog Circuits and Systems, McGraw-Hill, 1979, ISBN 0-07-042327-X,
- [11] Horowitz, Paul; Hill, Winfield (1989). The Art of Electronics. Cambridge, UK: Cambridge University Press.